RDA5830 datasheet v2

Rda5830 Datasheet V2-Free PDF

  • Date:18 Dec 2019
  • Views:33
  • Downloads:0
  • Pages:26
  • Size:670.75 KB

Share Pdf : Rda5830 Datasheet V2

Download and Preview : Rda5830 Datasheet V2


Report CopyRight/DMCA Form For : Rda5830 Datasheet V2


Transcription:

RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. l Receive signal strength indicator RSSI 1 2 Applications. l Bass boost,l Cellular handsets,l Volume control,l FM AM stereo recivers. l Support I2S digital interface,l Support audio power amplifier 32 resistance. l Line level analog output voltage,l 4X4mm 24 pin QFN package. The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 2 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 2 Table of Contents,1 General Description 1,1 1 Features 1. 1 2 Applications 2,2 Table of Contents 2,3 Functional Description 3.
3 1 FM AM Receiver Structure 3,3 2 FM Receiver 3,3 3 AM Receiver 3. 3 4 Synthesizer 4,3 5 Power Supply 4,3 6 RESET 4,3 7 Control Interface 4. 3 8 I2S Audio Data Interface 4,3 9 GPIO Outputs 4,4 Electrical Characteristics 5. 5 Receiver Characteristics 6,6 Serial Interface 8,6 1 I2C Interface Timing 8. 7 Register Definition 9,8 Pins Description 16,9 Application Diagram 18.
9 1 Common application diagram 18,9 1 1 Bill of Materials 18. 10 Package Physical Dimension 19,11 PCB Land Pattern 20. 12 Change List 24,13 Contact Information 25, The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 2 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 3 Functional Description,AMIP PGA ADC DAC,0 90 o CLK LOUT. PGA ADC 4K DAC,0 90 o CLK Memory,LDO Synthesizer,Figure 3 1 RDA5830 FM AM Receiver Block Diagram.
3 1 FM AM Receiver Structure RDA5830 1 we only use one port as input and. the other port directly connect to gnd, The RDA5830 1 is a single chip FM AM LW SW The quadrature mixer down converts the LNA. receiver FM AM Rx It has perfectly FM AM output differential RF signal to low IF it also has. image reject function,receive performances also least external. components The RDA5830 1 integrate 4K The PGA amplifies the mixer output IF signal and. then digitized with ADCs,memory this make it have additional advantage. such as saving frequency or datas The DSP core finishes the channel selection FM. demodulation stereo MPX decoder and output,Except FM AM receive the RDA5830 1 also. audio signal The MPX decoder can autonomous, have RDS RBDS I2S input output weather band switch from stereo to mono to limit the output.
All these make it very suitable for portable noise. devices The DACs convert digital audio signal to analog. and change the volume at same time The DACs, 3 2 FM Receiver has low pass feature and 3dB frequency is about. The receiver uses a digital low IF architecture that. avoids the difficulties associated with direct 3 3 AM Receiver. conversion while delivering lower solution cost, and reduces complexity and integrates a low In AM mode the AM signal would captured by. noise amplifier FM LNA supporting the FM, broadcast band 65 to 115MHz a quadrature loop stick and amplified by LNA AM down. image reject mixer a programmable gain control conversed whith AM mixer The following steps. PGA a high resolution analog to digital same as FM mode. converters ADCs an audio DSP and a high,fidelity digital to analog converters DACs. The LNA FM has differential input ports in, The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in.
part without prior written permission of RDA Page 3 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 3 4 Synthesizer byte has a followed ACK or NACK bit and ends. with STOP condition The command byte includes,a 7 bit chip address 0010001b and a R W bit. The frequency synthesizer including,The ACK or NACK is always sent out by receiver. synthesizer and VCO generates the local,When in write transfer data bytes is written out. oscillator signal which divide to quadrature then,from MCU and when in read transfer data bytes. be used to downconvert the RF input to a,is read out from RDA5830 1.
constant low intermediate frequency IF The, synthesizer reference clock is 32 768 KHz Details refer to RDA5830 1 Programming Guide. The synthesizer1 frequency is defined by bits, CHAN 9 0 with the range from 65MHz to 115MHz 3 8 I2S Audio Data Interface. in FM mode and 500K to 1710KHz in AM mode,The RDA5830 1 supports I2S Inter IC Sound Bus. 3 5 Power Supply audio interface The interface is fully compliant. with I2S bus specification When setting I2SEN bit,high RDA5830 1 will output SCK WS SD signals. The RDA5830 1 integrated one LDO which,from GPIO3 GPIO1 GPIO2 as I2S master and.
supplies power to the chip and a DC DC which,transmitter the sample rate is 42Kbps. support lower power supply The external supply,voltage range is 1 8 5 5 V when don t use. integrated DC DC The DC DC have auto 3 9 GPIO Outputs. wake up function when supply voltage lower than, 2V and output constant 2V voltage The RDA5830 1 has three GPIOs The function of. GPIOs could programmed with bits GPIO1 1 0,3 6 RESET GPIO2 1 0 GPIO3 1 0 and I2SEN. If I2SEN is set to low GPIO pins could be, The RDA5830 1 is RESET itself When VIO is programmed to output low or high or high Z or be.
Power up And also support soft reset by trigger programmed to output interrupt and stereo. 02H BIT1 from 0 to 1 indicator with bits GPIO1 1 0 GPIO2 1 0. GPIO3 1 0 GPIO2 could be programmed to, 3 7 Control Interface output a low interrupt interrupt will be generated. only with interrupt enable bit STCIEN is set to high. when seek tune process completes GPIO3 could,The RDA5830 1 only supports I2C control. be programmed to output stereo indicator bit ST,interface User could select either of them to. Constant low high or high Z functionality is,program the chip. available regardless of the state of VDD supplies, The I2C interface is compliant to I2C Bus or the ENABLE bit.
Specification 2 1 It includes two pins SCLK and,SDIO A I2C interface transfer begins with START. condition a command byte and data bytes each, The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 4 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 4 Electrical Characteristics, Table 4 1 DC Electrical Specification Recommended Operation Conditions. SYMBOL DESCRIPTION MIN TYP MAX UNIT,VDD Supply Voltage 1 8 3 3 5 5 V. VIO Interface Supply Voltage 1 5 3 6 V,Tamb Ambient Temperature 20 27 70.
VIL CMOS Low Level Input Voltage 0 0 3 DVDD V,VIH CMOS High Level Input Voltage 0 7 VDD DVDD V. VTH CMOS Threshold Voltage 0 5 VDD V, Table 4 2 DC Electrical Specification Absolute Maximum Ratings. SYMBOL DESCRIPTION MIN TYP MAX UNIT,VIO Interface Supply Voltage 0 5 4 V. Tamb Ambient Temperature 40 90 C,IIN Input Current 10 10 mA. VIN Input Voltage 0 3 VIO 0 3 V,Vlna LNA FM Input Level 10 dBm.
1 For Pin SCLK SDIO,Table 4 3 Power Consumption Specification. VDD 2 7 to 5 5 V TA 25 to 85 unless otherwise specified. SYMBOL DESCRIPTION CONDITION TYP UNIT,IA Analog Supply Current ENABLE 1 18 mA. ID Digital Supply Current ENABLE 1 3 mA, IVIO Interface Supply Current SCLK and RCLK inactive 5 A. IAPD Analog Powerdown Current ENABLE 0 3 A,IDPD Digital Powerdown Current ENABLE 0 1 A. The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 5 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 5 Receiver Characteristics,Table 5 1 FM Receiver Characteristics.
VDD 2 7 to 5 5 V TA 25 to 85 C unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT,General specifications. BAND 0 87 108 MHz,Fin FM Input Frequency,BAND 1 76 91 MHz. Vrf Sensitivity S N N 26dB 1 6 2 V EMF,Rin LNA Input Resistance 150. Cin LNA Input Capacitance 2 4 6 pF,IP3in Input IP3 AGCD 1 80 dB V. am AM Suppression m 0 3 40 dB,S200 Adjacent Channel Selectivity 200KHz 45 dB.
Left and Right Audio, VAFL VAFR Frequency Output Voltage Volume 3 0 1111 200 mV. Pins LOUT and ROUT,Maximum Signal Plus Noise,S N N 1 2 3 5. to Noise Ratio,SCS Stereo Channel Separation 35 dB. Audio Total Harmonic,Distortion,AOI Audio Output L R Imbalance 0 1 dB. Audio Output Loading,RL Single ended 32,Resistance.
Pins AMIP AMIN SWIN FMIN LOUT ROUT and NC 22 23,Pin AMIP AMIN Input. Vcom am 1 V,Common Mode Voltage,Pin SWIN Input Common. Vcom swin 1 V,Mode Voltage,Pin FMIN Input Common,Vcom fmin floate V. Mode Voltage,Audio Output Common,Vcom lout rout 0 9 1 0 1 1 V. Mode Voltage8,Pins NC 22 23 Common,Vcom nc floate V.
Mode Voltage,The NC 22 23 pins SHOULD BE left floating. 1 Fin 65 to 115MHz Fmod 1KHz de emphasis 75 s MONO 1 L R unless noted otherwise. 2 f 22 5KHz 3 BAF 300Hz to 15KHz RBW 10Hz 4 f2 f1 1MHz f0 2xf1 f2 AGC disable Fin 76 to. 108MHz 5 PRF 60dBUV 6 f 75KHz 7 Measured at VEMF 1 m V f RF 76 to 108MHz 8 At LOUT and. The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 6 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. Table 5 2 AM Receiver Characteristics, VDD 2 7 to 5 5 V TA 25 to 85 C unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT,General specifications. FAM Input Frequency Medium Wave AM 500 2000 kHz,Sensitivity S N N 26 dB 35 V EMF. Large Signal Voltage Handling THD 8 200 mVRMS, Power Supply Rejection Ratio VDD 100 mVRMS 100 Hz 40 dB.
Audio Output Voltage 200 mVRMS,Audio S N 48 dB,Audio THD 1. Antenna Inductance Medium Wave AM 180 400 H,Power Up Time From power down 200 ms. 1 FMOD 1kHz 30 modulation A weighted 2 kHz channel filter. 2 BAF 300 Hz to 15kHz A weighted,3 fRF 1000kHz f 10kHz. 4 Guaranteed by characterization,5 VIN 5 mVRMS, The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 7 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 6 Serial Interface,6 1 I2C Interface Timing,Table 6 1 I2C Interface Timing Characteristics.
VDD 2 7 to 5 5 V TA 25 to 85 C unless otherwise specified. PARAMETER SYMBOL TEST CONDITION MIN TYP MAX UNIT,SCLK Frequency fscl 0 400 KHz. SCLK High Time thigh 0 6 s,SCLK Low Time tlow 1 3 s. Setup Time for START Condition tsu sta 0 6 s,Hold Time for START Condition thd sta 0 6 s. Setup Time for STOP Condition tsu sto 0 6 s,SDIO Input to SCLK Setup tsu dat 100 ns. SDIO Input to SCLK Hold thd dat 0 900 ns,STOP to START Time tbuf 1 3 s.
SDIO Output Fall Time tf out 20 0 1Cb 250 ns, SDIO Input SCLK Rise Fall Time tr in tf in 20 0 1Cb 300 ns. Input Spike Suppression tsp 50 ns,SCLK SDIO Capacitive Loading Cb 50 pF. Digital Input Pin Capacitance 5 pF,Figure 6 1 I C Interface Write Timing Diagram. Figure 6 2 I2C Interface Read Timing Diagram, The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 8 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. 7 Register Definition,REG BITS NAME FUNCTION DEFAULT.
00H 15 8 CHIPID 7 0 Chip ID 0x58,02H 15 DHIZ Audio Output High Z Disable 0. 0 High impedance 1,Normal operation,14 DMUTE Mute Disable 0. 0 Mute 1 Normal,13 MONO Mono Select 0,0 Stereo 1 Force mono. 12 BASS Bass Boost 0,0 Disabled 1 Bass boost,9 SEEKUP Seek Up 0. 0 Seek down 1 Seek up,8 SEEK Seek 0,0 Disable 1 Enable.
Seek begins in the direction,specified by SEEKUP and. ends when a channel is found,with RSSI level above. SEEKTH 5 0 or the entire,band has been searched,The SEEK bit is set low and. the STC bit is set high when,the seek operation completes. 7 SKMODE Seek Mode 0,0 wrap at the upper or lower,band limit and continue.
1 stop seeking at the upper,or lower band limit,6 4 CLK MODE 2 0 000 32 768kHz 000. 011 19 2Mhz,111 38 4Mhz,100 others need user define. 3 RDS EN RDS Enable 0,0 Disabled,4 RESERVED 0, The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in. part without prior written permission of RDA Page 9 of 26. RDA Microelectronics Inc RDA5830 1 FM AM LW SW Receiver. REG BITS NAME FUNCTION DEFAULT,1 SOFT RESET Soft reset 0. If 0 not reset,If 1 reset,0 ENABLE Power Up Enable 0.
0 Disabled 1 Enabled,03H 15 8 FM CHAN 9 0 FM Band Channel Select 0x00. Channel Spacing kHz x,CHAN 87 5 MHz,Channel Spacing kHz x. CHAN 76 0 MHz,CHAN is updated after a seek,4 TUNE Tune 0. The tune operation begins,when the TUNE bit is set high. The STC bit is set high when,the tune operation completes.
The tune bit is reset to low,automatically when the tune. V2 0 The information contained herein is the exclusive property of RDA and shall not be distributed reproduced or disclosed in whole or in part without prior written permission of RDA Page 3 of 26 3 Functional Description Figure 3 1 RDA5830 FM AM Receiver Block Diagram 3 1 FM AM Receiver Structure The RDA5830 1 is a single chip FM AM LW SW

Related Books